Application No.: 09/651,260

Group Art Unit: 2674

Docket No.: 8733.285.00

Page 2

U.S.C. § 103(a) as being unpatentable over <u>Yamaguchi</u> in view of <u>Hang et al.</u> (U.S. Pat. No. 5,859,635). The rejection of these claims is traversed and reconsideration of the claims is respectfully requested in view of the following remarks.

The rejection of claim 1 under 35 U.S.C. § 102(b) as being anticipated by <u>Yamaguchi</u> is traversed and reconsideration is respectfully requested.

Independent claim 1 is allowable over the cited art in that claim 1 recites a combination of elements including, for example, "wherein said timing controller includes a display standard set part for setting one display standard in response to a plurality of display standards and generating a setting signal corresponding to the display standard, a selector having each timing generation information according to the plurality of timing standards and outputting a timing information corresponding to the set signal". None of the cited references including Yamaguchi, singly or in combination, teaches or suggest at least this feature of the claimed invention. Accordingly, Applicant respectfully submits that independent claim 1 and claims 2-4, which depend therefrom are allowable over the cited references.

The Examiner cites <u>Yamaguchi</u> as disclosing "wherein the timing controller includes a display standard, a selector (8,9) having each timing generation information according the plurality of timing standards". Applicant respectfully submits, however, <u>Yamaguchi</u> does not disclose at least the aforementioned combination of elements with respect to independent claim 1. Further, the Examiner cites <u>Yamaguchi</u> as disclosing "a timing controller (Hsync,Vsync) for latching and outputting data inputted from the interface, and for generating and outputting timing signals from the timing controller. Contrary to the Examiner, Applicant respectfully submits, however, <u>Yamaguchi</u> does not disclose wherein Hsync and Vsync latch and output data inputted from the interface. Further, Applicant

Application No.: 09/651,260 Docket No.: 8733.285.00

Group Art Unit: 2674

Page 3

respectfully submits <u>Yamaguchi</u> does not disclose wherein Hsync and Vsync generate and output timing signals from the timing controller. Still further, the Examiner cites the timing controller (i.e., Hsync and Vsync) as including a display standard. Applicant respectfully submits, however, that <u>Yamaguchi</u> does not disclose wherein Hsync and Vsync include a display standard.

The rejection of claims 2 and 3 under 35 U.S.C. § 103(a) as being unpatentable over Yamaguchi in view of Hang et al. is traversed and reconsideration is respectfully requested.

Claims 2 and 3 include all of the limitations of claim 1, as discussed above, and Yamaguchi fails to teach or suggest at least these features of independent claim 1 as recited above. Similarly, Hang et al. fails to cure the deficiencies of Yamaguchi. Accordingly, Applicant respectfully submits that the Examiner has not established a *prima facie* case of obviousness regarding claims 2 and 3 in view of claim 1, as above.

Applicants believe the application in condition for allowance and early, favorable action is respectfully solicited. Should the Examiner deem that a telephone conference would further the prosecution of this application, the Examiner is invited to call the undersigned attorney at (202) 624-1200.

Application No.: 09/651,260

Group Art Unit: 2674

Docket No.: 8733.285.00

Page 4

If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136. Please credit any overpayment to deposit Account No. 50-0911.

Respectfully submitted,

MCKENNA LONG & ALDRIDGE LLP

Date: July 8, 2002

Rebecca Goldman Rudich Registration No: 41,786

MCKENNA LONG & ALDRIDGE LLP 1900 K STREET, N.W.

WASHINGTON, D.C. 20006

Telephone: (202) 496-7500 Facsimile: (202) 496-7756